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A silicon physically unclonable function (PUF) using ring oscillators (ROs) has the advantage of
easy application in both an application specific integrated circuit (ASIC) and a field-programmable
gate array (FPGA). Here, we provide a RO-PUF using the initial waveform of the ROs based on
65 nm CMOS technology. Compared with the conventional RO-PUF, the number of ROs is greatly
reduced and the time needed to generate an ID is within a couple of system clocks.
I. INTRODUCTION
In order to connect a huge number of devices as the
Internet of Things (IoT) [1], individual devices have to be
manufactured at a low cost. This has also led to the tech-
nical issue of providing an inexpensive secure ID function
in each device. Thus, research and development has fo-
cused on using the variability in each individual device
as the chip fingerprint. A physically unclonable func-
tion (PUF) is considered to be one of the mechanisms
of protecting personal information by providing a unique
ID for each device at a low cost. In the authentication
process by a server, a PUF outputs a response ID to a
challenge signal from the server. If the PUF output is
identified as the preregistered ID, the local device is au-
thenticated. The origins of the PUF signal come from
process variations of transistors and circuits. As tran-
sistor size has shrunk, various kinds of variation have
emerged, resulting in an increasing number of proposals
of many types of PUF[2–22]. In particular, the PUF us-
ing ring oscillators (ROs) [13] has an advantage in that
it can be implemented in commercial field-programmable
gate arrays (FPGAs) without difficulty and its stability
is proven [14, 16, 18]. However, previous RO-PUFs us-
ing the frequency difference between RO pairs [Fig. 1(a)]
have disadvantages: the number of RO pairs corresponds
to the length of the ID, with the result that a large num-
ber of ROs are required, and a continuous running of RO
is undesirable from the viewpoint of power consumption.
For example, Suh and Devadas [13] estimated that 128
pairs of oscillators (256 oscillators total) are required to
generate 128 independent bits. In this study, we provide
an RO-PUF using the waveform of ROs based on conven-
tional 65 nm CMOS technology. The output waveform of
ROs changes depending on each chip and provides a long
ID by a single pair of ROs. Since the PUF ID is obtained
after a couple of RO cycles, low power consumption is
realized. Recently, in Ref. [23] we have reported the im-
plementation of a similar type of RO-PUF in commercial
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FIG. 1. (a) Conventional ring oscillator (RO)-PUF in the lit-
erature. The frequencies of two ROs are compared by coun-
ters. (b) Proposed RO-PUF unit including two ROs. The
output of RO1 is sampled by RO2. Because of the fast sam-
pling by RO2, the output of (b) is also expected to be affected
by the chip variations of FF.
FPGA boards. Because the placement and routing of cir-
cuits are automatically carried out, the circuit elements
are arranged at a considerable distance from each other
in FPGA. Thus, the PUF circuit cannot avoid inclusion
of a noisy global wiring. In ASIC devices, we can arrange
the PUF circuit such that circuit elements are arranged
in close proximity to each other to reduce unexpected
noises. Here, we have designed the PUF circuits with a
custom layout using standard logic cells, and found that
the PUF performance is improved by ASIC chips. We
also investigated the coupling effects of ROs in our PUF
circuit.
The remainder of this paper is organized as follows: in
Sect. 2, we describe our proposal of an RO-PUF using ini-
tial waveforms of ring oscillators. In Sect. 3, we present
our experimental results of an RO-PUF based on 65 nm
CMOS chips. In Sect. 4, we estimate the PUF perfor-
mance quantitatively. Our conclusions are summarized
in Sect. 5.
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FIG. 2. Proposed PUF circuit including reading unit. The
basic unit of Fig. 1(b) is connected to an FF array to read
out the sampling by RO2. The number of FFs corresponds
to the output ID length. This figure shows the case of a 16
bit output.
II. PUF USING WAVEFORM OF ROS
A. Proposed PUF using waveform of ROs
The origin of a PUF is the process variation of transis-
tors and circuits, and the previously proposed RO-PUFs
show that process variations appear in the frequency of
ROs [13]. The frequency difference among different ROs
means that the period of one cycle between rising edges
differs depending on each RO. Thus, it is natural to con-
sider that the waveform difference of an RO can be used
as the source of a PUF (wRO-PUF). The RO begins to
oscillate when the supply voltage is applied or when the
enable switch is turned on. When the initial output value
of the RO is 0, the time to the first rising edge of oscilla-
tion signals differs depending on each RO. Figure 1(b)
shows our proposed PUF unit consisting of two ROs.
Because the frequency of RO1 (∼1 GHz) is much higher
than the clock frequency of the conventional circuit board
(∼50-100 MHz), in order to capture the oscillation sig-
nal of the RO1 at a higher time resolution, we use RO2
as the sampling clock of FF. Figure 2 shows the whole
PUF circuit including reading FFs, where the number of
FFs corresponds to the ID length. Here, experiments are
carried out with 16 bits.
The mechanism of our PUF is shown in Fig. 3. When
EN = 1, the ROs start to oscillate from the initial value
of 0. The time to the first rising edge differs depending on
ROs. When the period of the waveform of RO1 is longer
than that of RO2 (t1 > t2), the initial value of the output
in Fig. 3(a) is 0. When t1 < t2, the initial value of the
output in Fig. 3(a) is 1. This mechanism resembles that
of the conventional RO-PUFs. Moreover, because the
waveforms are analog data, the relative difference |t1 −
t2|/t2 between two waveforms is the origin of new degrees
of freedom when they are digitized. Figures 3(c) and 3(d)
show examples where the output signal (OUT) pattern of
the wRO-PUF changes depending on the relative change
t1/t2 even when we limit t1 > t2. t1/t2 = 1.1 and t1/t2 =
1.2 for the difference, even when we limit t1 > t2.
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FIG. 3. (a), (b) Waveforms of outputs of RO1 and RO2. (c),
(d) Output of Fig. 1(b).
B. Effect of coupling between two ROs
In the basic unit of our PUF [Fig. 1(b)], the relative
frequency between two ROs determines the waveform of
the PUF-ID. As Ref. [24] shows that the coupling of ROs
improves the delay control, we have also implemented
modified PUF circuits whose units are shown in Fig. 4.
Figure 4(a) shows a PUF circuit of electrically coupled
ROs, and Fig. 4(b) shows that of capacitively coupled
ROs.
III. PUF CHIP USING 65 NM CMOS PROCESS
A. Hamming distance evaluation of RO-PUF using
waveform
Figure 5 shows a photomicrograph of an RO-PUF
chip obtained using 65 nm CMOS technology where the
macrosize is 273×28 µm2. We measured 10 chips. ID is
determined by the pattern of the wRO-PUF output that
appears most frequently. The most important metric for
estimating PUF performance is the Hamming distance
(HD), which is the number of different bits between two
outputs. The intra-HD represents the reproducibility of
each chip, and the inter-HD represents the uniqueness
between different chips. A sharp distribution at around
HD=0 and a sufficient gap between the intra-HD and the
inter-HD indicate the ideal HD distribution. The ideal
inter-HD is distributed around half of the ID length.
First, let us show the result of the modified PUF in
Fig. 4. It is found that the RO-PUF formed by cross-
coupled inverters [Fig. 4(a)] only output fixed values and
did not work as a PUF. This shows that this coupling is
very strong for detecting the variation of the PUF out-
put. Figure 6 shows the measured results for the modified
PUF circuit in Fig. 4(b). Here, samplings are carried out
by repeating EN = 0 and EN = 1. Figure 6 shows that
the intra-HD of the wRO-PUF with a capacitive coupling
is not ideal because the result indicated that the same ID
is not always produced with a high probability.
Figure 7 shows the result of the HD in Fig. 2. We
can see that the identification of each chip is excellent
(HD=0) and well distinct from those of the other chips.
These results show that the simplest form of the wRO-
PUF is the best form of the wRO-PUF.
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FIG. 4. Coupling of two ROs. (a) Coupling by the inverter
loop. (b) Capacitive coupling by NAND cell. It is found that
the coupling in (a) is strong and it does not work as a PUF.
We can see the effect of the coupling in (b).
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FIG. 5. Photomicrograph of the chip obtained using 65 nm
CMOS technology.
B. Voltage dependence
As shown in Ref. [25], RO frequency changes as the
physical environment changes. Figure 8 shows the shift
of the average Hamming distance estimated from a 1.3 V
operation over ten chips of the wRO-PUF without cou-
pling. We can see a linear dependence between the volt-
age difference and the shift in the average Hamming dis-
tance. This is the same tendency as the temperature
dependence shown in Ref. [25]. Because the ID should
be unique, a change of the ID is undesirable. To solve
this problem, we can utilize the linear dependence of the
voltage during the ID shift by monitoring voltage. That
is, the ID is corrected depending on the difference in the
measured voltage from the reference voltage. Otherwise,
a feedback circuit for stabilizing the supply voltage will
be required [26]. Figure 9 shows a schematic of a typi-
cal voltage regulator. Because the change in frequency
depending on the change in voltage is a general aspect
of an RO-PUF, these kinds of additional circuits will be
required in other conventional RO-PUF circuits. In any
event, this is a problem to be addressed in future studies.
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FIG. 6. Hamming distances of the RO-PUF using the initial
waveforms in Fig. 4(b). Ten chips are measured where 5000
ID output data are estimated. Eight RO pairs of a 32 bit
ID are combined. The (31, 16, 7) binary Bose-Chaudhuri-
Hocquenghem (BCH) error-correcting code is applied.
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FIG. 7. Hamming distances of the RO-PUF using the initial
waveforms in Fig. 2. Ten chips are measured where 5000 ID
output data are estimated. Two RO pairs of a 32 bit ID are
combined. The (31, 16, 7) binary BCH error-correcting code
is applied.
C. Comparison with previous RO-PUFs
We would like to quantitatively compare our RO-PUF
with the previously proposed RO-PUF [13]. First, let us
compare the areas of both PUFs, when 128 bit outputs
are required. For our wRO-PUF circuit, we prepare two
sets of RO pairs [Fig. 2], each of which outputs more
than 64 bits. Then, our wRO-PUF has 4 ROs and 64
(=16× 2× 2) FFs. If each RO has 20 transistors, and 30
transistors are used for each FF, about 2000 transistors
are present in our wRO-PUF circuit. If we reduce the
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FIG. 8. Voltage dependence of the average Hamming distance
from 1.3 V operation. Ten chips are evaluated.
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FIG. 9. Typical voltage regulator to stabilize supply voltage.
number of FFs, which dominate the area of our wRO-
PUF, we can further reduce the area of our circuit. Suh
and Devadas [13] showed that 35 ROs are used to obtain
133 bits. Their typical RO-PUF has two MUXs, two
counters, and a comparison circuit. When we assume
that each MUX consists of combined 4-input MUXs, each
of which has about 30 transistors, 21 (=16+4+1) 4-input
MUXs are required, resulting in 1260 transistors for the
MUX parts. If 16 bit counters are used, 32 FFs with ad-
ditional circuits are required, resulting in 960 transistors
being present in this part. When full adders are used
to compare two RO outputs, and each full adder has 20
transistors, there are 320 transistors. Thus, the previ-
ously proposed PUF has about 3240 transistors (Table
I).
Next, let us compare power consumptions. For the
previous PUF in Ref. [13], 16 bit counters are operated
to obtain a bit. Therefore, the previous RO-PUF has to
run an RO pair for at least 2048 (=16 × 128) cycles of
the system clock. In contrast, an RO pair of our wRO-
PUF acquires 16 bits during a cycle of the system clock.
Table I. Comparison of area (number of transistors) and
clock cycle (128 bit output) .
Area Clock cycle
Our wRO-PUF 2000 8
Previous RO-PUF 3240 2048
Thus, the RO pair should run only 8 (=128/16) clocks
in our wRO-PUF, resulting in a great reduction in power
(Table I).
IV. PUF PERFORMANCE EVALUATION
We evaluate the PUF performance of our wRO-PUF
on the basis of the metrics discussed in Refs. [27] and [28].
The results of the evaluation with and without coupling
are shown in Table II. Here, uniqueness is calculated us-
ing
Uniqueness =
2
N(N − 1)
N−1∑
i=1
N∑
j=i+1
HD(Ri, Rj)
L
× 100%,
(1)
where N is the number of tested chips, L is the length
of the ID, and Ri is the ID pattern that appears most
frequently. The reliability of the i-th chip is calculated
using
Reliabilityi =
[
1−
1
T
T∑
t=1
HD(Ri, R
′
i,t)
L
]
× 100%, (2)
where T is the number of times that sampling is done and
R′i,t is the t-th output. Uniformity is calculated using
Uniformityi,n =
1
L
L∑
l=1
bi,n,l × 100%, (3)
where bi,n,l is the l-th binary bit of an n-th response from
a chip i. We average Uniformityi,n over many responses.
The average results over all samples are listed in Table
II.
It seems that the results shown in Table II are inferior
to those shown in Refs. [27] and [28]. This is consid-
ered to be because the number of ROs is much smaller
than those in the literature. Here, the number of RO
pairs in the coupling case is four and that in the case
without coupling is one. In general, as the number of
ROs increases, these metrics are considered to improve,
because the complexity increases as the number of ROs
increases. The PUF performance of an RO pair in the
present ASIC chip seems to be better than that of FPGA.
Therefore, two or three RO pairs will improve the PUF
performance. Thus, from these results, we can see the
original properties of our RO-PUF. The effect of coupling
can be seen in the uniqueness estimation. The unique-
ness of our wRO-PUF without coupling is close to the
ideal value, resulting in the excellent performance of our
5Table II. PUF performance measured on the two types of
chip (in %).
With coupling Without coupling Ideal value
Uniformity 40.82 38.75 50
Reliability 94.67 94.48 100
Uniqueness 37.22 48.81 50
wRO-PUF without coupling. In any event, the improve-
ment in PUF performance is a future problem.
V. CONCLUSIONS
We proposed an RO-PUF using the initial waveform
(wRO-PUF) based on a 65 nm CMOS circuit. The initial
waveform of an RO is effectively sampled by other ROs.
No coupling between two ROs is required. The simple
circuit [Figs. 1(b) and 2] is proved to be best for the PUF-
ID. Compared with the conventional RO-PUF using a
frequency difference, a small number of ROs are used
with a couple of system clock operations, resulting in a
low power consumption and a small area.
ACKNOWLEDGMENTS
T.T. thanks A. Nishiyama, M. Koyama, K. Muraoka,
S. Shimizu, Y. Komano, H. Noguchi, T. Kanesige, T.
Ootuki, and T. Yamakawa for helpful discussions.
[1] X. Liu, J. Zhou, C. Wang, K. Chang, J. Lan, L. Liao, Y.
Lam, Y. Yang, B. Wang, X. Zhang, W. Goh, T. Kim, and
M. Je, IEEE Trans. Circuits Syst. II, 62, 1149 (2015).
[2] D. Lim, J. Lee, B. Gassend, G. E. Suh, M. van Dijk, and
S. Devadas, IEEE Trans.VLSI Syst. 13, 1200 (2005).
[3] J. W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk,
and S. Devadas, IEEE Symp. VLSI Circuits, 2004, p. 176.
[4] J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls,
9th Int. Workshop Cryptographic Hardware and Embed-
ded Systems (CHES’07), 2007, p. 63.
[5] D. E. Holcomb, W. P. Burleson, and K. Fu, IEEE Trans.
Comput. 58, 1198 (2009).
[6] M. S. Kim, D. I. Moon, S. K. Yoo, and S. H. Lee, IEEE
Trans. Nanotechnol. 14, 384 (2015).
[7] T. Marukame, T. Tanamoto, and Y. Mitani, IEEE Trans.
Magn. 50, 1 (2014).
[8] S. Takaya, T. Tanamoto, H. Noguchi, K. Ikegami, K.
Abe, and S. Fujita, Ext. Abstr. Int. Conf. Solid State
Devices and Materials (SSDM2016), 2016, B-2-05.
[9] S. Takaya, T. Tanamoto, H. Noguchi, K. Ikegami, K.
Abe, and S. Fujita, to be published in Jpn. J. Appl. Phys.
(SS16089)
[10] A. Chen, IEEE Electron Device Lett. 36, 138 (2015).
[11] Y. Xie, X. Xue, J. Yang, Y. Lin, Q. Zou, R. Huang, and
J. Wu, IEEE Trans. Circuits Syst. II, 63, 336 (2015).
[12] J. Chen, T. Tanamoto, H. Noguchi, and Y. Mitani, IEEE
Symp. VLSI Technology, 2015, p. 40.
[13] G. E. Suh and S. Devadas, 44th Ann. Design Automation
Conf. (DAC’07), 2007, p. 9.
[14] A. Maiti, J. Casarona, L. McHale, and P. Schaumont,
IEEE Symp. Hardware-Oriented Security and Trust
(HOST), 2010, p. 94.
[15] A. Maiti and P. Schaumont, 19th Int. Conf. Field Pro-
grammable Logic and Applications (FPL’09), 2009, p.
703.
[16] D. Merli, F. Stumpf, and C. Eckert, 5th Workshop Em-
bedded Systems Security (WESS’ 10), 2010.
[17] B. Habib, K. Gaj, and J.P. Kaps, Euromicro Conf. Digi-
tal System Design (DSD’13), 2013, p. 697.
[18] C.-E. Yin and G. Qu, IEEE Symp. Hardware-Oriented
Security and Trust (HOST), 2010, p. 100.
[19] L. Bossuet, X. T. Ngo, Z. Cherif, and V. Fischer, IEEE
Trans. Emerging Top. Comput. 2, 30 (2014).
[20] S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and
P. Tuyls, IEEE Symp. Hardware-Oriented Security and
Trust (HOST 2008), 2008, p. 67.
[21] R. Maes, P. Tuyls, and I. Verbauwhede, Workshop Infor-
mation and System Security (WISSec), 2008, p. 17.
[22] D. Yamamoto, K. Sakiyama, M. Iwamoto, K. Ohta,
T. Ochiai, M. Takenaka, and K. Itoh, 13th Int. Work-
shop Cryptographic Hardware and Embedded Systems
(CHES’11), 2011, p390.
[23] T. Tanamoto, S. Yasuda, S. Takaya, and S. Fujita, to be
published in IEEE Trans. Circuits Syst. II.
[24] J. G. Maneatis and M.A. Horowitz, IEEE J. Solid-State
Circuits 28, 1273 (1993).
[25] M. A. Sayed, and P. H. Jones, IEEE Int. Conf. Recon-
figurable Computing and FPGAs (ReConFig2011), 2011,
p. 92.
[26] R. J. Milliken, J. Silva-Martnez, and E. Snchez-Sinencio,
IEEE Trans. Circuits Syst. I 54, 1879 (2007).
[27] A. Maiti and P. Schaumont, IEEE Trans. VLSI Syst., 22,
1854 (2013).
[28] Y. Hori, T. Yoshida, T. Katashita, and A. Satoh, IEEE
Int. Conf. Reconfigurable Computing and FPGAs (Re-
ConFig2010), 2010, p. 298.
